IA-64 Architecture Innovations

Abbreviated Version of 2/23/99 IA-64 Architecture Disclosure





Agenda

- Review content disclosed at IDF

 Focus on benefits
 Focus on "What's New?"

 Branch Handling: Predication and Prediction
 Speculation
- Register Rotation & Loop Handling





So What's New?

Static prediction

Improves prediction of always or never taken branches

Parallel compares

Increased parallelism through logical combination of compares

Hoisting uses

Increased scheduling flexibility improves performance

Data Speculation

Moves loads above stores, increasing scheduling flexibility and performance

• Nat bits

Enables deferral of exceptions, supports more aggressive speculation

Multiway branch

Executes multiple branches in a single cycle

Register rotation

Enables wider use of software pipelining performance benefits

• Predicate rotation



More efficient implementation of software pipelining



Traditional Architectures: Limited Parallelism





Increases Parallel Execution





Branch Handling

Traditional Arch



intal

Dynamic Prediction

Static Prediction on a per branch basis

Predication



- Branches are breaks in code
- Can indicate a decision





Review Dynamic Branch Prediction



Traditional Architectures

- Guess either B or C
- Suffer performance penalty when mispredicted
- 5-10% mispredict rate can cost 40+% performance





Static Branch Prediction



- Compiler knows which one is almost always taken or never taken
- Removes guesswork for processor, reduces mispredict penalties
- Concentrates hardware resources on other



difficult to predict branches





Predication



- Removes Branch, executes B&C in parallel
- Avoids possibility of mispredict
- Predicates (p1 & p2) are bits that turn on/off B & C
- Biggest benefit to code w/ hard to predict branches
 Large server apps



Data sorting









Reduces critical path, further increasing performance
Enables reduction from 7 to 4 cycles on queens loop



Unique feature to IA-64



Predication Benefits

Reduces branches and mispredict penalties

• 50% fewer branches and 37% faster code*

- Parallel compares further reduce critical paths
- Greatly improves code with hard to predict branches
 - Large server apps- capacity limited
 - Sorting, data mining- large database apps
 - Data compression
- Traditional architectures' "bolt-on" approach can't efficiently approximate predication
 - Cmove: 39% more instructions, 30% lower performance*
 - Instructions must all be speculative





Review





- The uses of speculative data can also be executed speculatively
- Provides additional scheduling flexibility to achieve greater parallelism







Exception Handling



Only in limited instances

New!

Extra baggage to ensure integrity & can't hoist uses (e.g. non-faulting load) Widely applicable, NaT bit ensures integrity of data without penalty





Speculation Benefits Reduces impact of memory latency Performance improvement at 79% when combined with predication* Greatest improvement to code with many cache accesses Large databases Operating systems Scheduling flexibility enables new levels of performance headroom * August et.al., 1998





IA-64 has special register to accelerate loops & avoid mispredicts: called Loop Counter (LC) Improves integer code performance





Multi-way Branch



1 branch cycle

•Multiway branches: more than 1 branch in a single cycle Chaining multiway branches allows n-way branching



New!





Overlapping execution of different loop iterations



More iterations in same amount of time

IA-64 Offers an Innovative Approach





Software Pipelining

- IA-64 features that make this possible
 - Full Predication
 - Special branch handling features
 - Register rotation: removes loop copy overhead
 - Predicate rotation: removes prologue & epilogue

Traditional architectures use loop unrolling

 High overhead: extra code for loop body, prologue, and epilogue

Especially Useful for Integer Code With Small Number of Loop Iterations







Improves performance without code expansion





Software Pipelining Benefits

- Loop pipelining maximizes performance; minimizes overhead
 - Avoids code expansion of unrolling and code explosion of prologue and epilogue
 - Smaller code means fewer cache misses
 - Greater performance improvements in higher latency conditions
- Reduced overhead allows S/W pipelining of small loops with unknown trip counts
 Typical of integer scalar codes





Reviewing What's New:

- Parallel compares
- Tbit
- Nat bits
- Deferral
- Hoisting uses
- Propagation
- Branch instructions
- Static prediction

- Loop branches
- LC register
- EC register
- Multiway branch
- Branch registers
- Register rotation
- Predicate rotation
- RRBs





Feature Comparison

Traditional	
Architectures	IA-64
Dynamic branch prediction	Branch specific Static Prediction and Predication enhance dynamic prediction to reduce mispredict penalties
Conditional moves limited in applicability and require additional instructions	Predication widely applicable, parallel compares further enhance benefit
Non faulting loads limited to certain conditions or require additional instructions	Control and data speculation enable greater scheduling freedom of loads
Software pipelining limited to large loops due to code size explosion	Rotating registers and rotating predicates allow wide application of software pipelining performance benefits without the code growth





Summary

• Predication removes branches Eliminates branches & mispredicts, increases ILP Good for large database applications Speculation reduces memory latency Enhances ILP and scalability Good for variety of server applications (databases, OLTP, etc.) S/W pipelining support enables broad usage Performance for small integer loops with unknown trip counts as well as monster FP loops



